


#### The Fundamental Circuits Design for P Systems Implementation

Zeyi Shang

Southwest Jiaotong University

Université Paris Est Créteil Val de Marne





#### **Motivation of Hardware Implementation**

Why we need hardware implementation of P systems?

- Membrane computing is a newly parallel processing paradigm, which can be truly obtained on a parallel hardware, not just software simulation.

How to implement P systems on hardware?

- Design the parallel architectures and functional modules within it that conform to P systems' attributes in reprogrammable hardware devices. Address of Address o

It seems that the more the processing nodes, the faster the processor.




#### The Arithmetic Operations in the Processing of P systems






#### The analysis of parallelism and non-determinism



#### Division



NICSG

自然计算与智能电网实验室 Nature-Inspired Computation and Smart Grid Lab

For each object type in a region, a division whose dividend is the number of that object type in the multiset of objects and the divisor is the number of objects in a given rule's left-hand-side is performed. The quotient of a division is the integer multiple (times) of the amount of that type in the multiset of objects comparing to the quantity of that object in the definition of the considered rule.

MIN(quotient1, quotient2, quotient3, ...) gives the maximal instances of the rule.

#### Multiplication



After each maximal instance of rule is obtained, we should produce a multiset of rules with respect to the maximal parallelism evolving mode. The range of each number of the rules in the multiset of rules is 0 to the maximal instance. Assume that we elaborate a algorithm to generate the wanted multiset of rules and a multiset of rules selected to evolve the region configuration is  $r_1^a r_2^b r_3^c \cdots$ .

To compute the quantity of objects consumed and produced by the multiset of rules, we should perform a set of multiplications. The exponent of each object type in a definition of rule should multiply the exponent  $a, b, c, \cdots$ .

The product of objects in LHS is the number of objects consumed and the product in the RHS is the amount generated.

## **Addition/Subtraction**

The next step carries out the update of multiset of objects which store in array of registers in terms of the products gained in the multiplications.

NIcSG

The LHS products should be subtracted from the relevant registers, whereas the RHS products should be added to the respective counterparts. Once all the additions and subtractions are executed, the multisets of objects are updated.

The arithmetic operations are indispensable for the implementation of membrane computing. If these operations are performed in parallel in hardware, we have a parallel processing device then.

As we can anticipate, it is a common phenomenon that more than one rule update the same register, which cause conflicts. Appropriate strategies are needed to cope with this kind of conflict.

#### **Example: Adder**




Different with the software modeling, when we program with Hardware Description Language (HDL) such as Verilog or VHDL, we do not just program some algorithms but design digital circuits directly or indirectly. Mastering the grammar of the HDL is just the fundamental tool, the digital circuits design knowledge play the kernel role in elaborating a sophisticated circuits.

If we want to perform addition, we should design an adder first. An adder can be designed from different view of points. From a more intuitive way, a ripple-carry adder is easy to design, shown in next figure. The drawback of this kind of adder is that the delay is great. This fact will impair the performance of the adder when the bits number grow. We need a more efficient method to build a fast adder.

#### Half Adder






(a) The four possible cases

		Carry	Sum	
x	У	С	S	
0	0	0	0	
0	1	0	1	
1	0	0	1	
1	1	1	0	

(b) Truth table

exclusive-or gate (XOR)



There are no carry signals from other bit in the half adder because the total bit involved is only 1.



 $x_i$ 

 $y_i$ 


 $C_i$ 

#### 自然计算与智能电网实验室 Nature-Inspired Computation and Smart Grid Lab


### **Ripple-carry adder**

Generated carries —	▶ 1110	
$X = x_4 x_3 x_2 x_1 x_0$	01111	(15) <sub>10</sub>
$+ Y = y_4 y_3 y_2 y_1 y_0$	+01010	+ (10) <sub>10</sub>
$S = s_4 s_3 s_2 s_1 s_0$	11001	(25) <sub>10</sub>

#### (a) An example of addition



A full adder perform 1-bit addition of two multi-bit binary numbers. The total bits are larger than 1.




(c) Circuit

(b) Bit position *i* 




## **Ripple-carry adder**

The right figure show the first 2 bit of a ripple-carry adder. The slow speed of the ripple-carry adder is caused by the long path along which a carry signal must propagate. The total number of gate delays along the critical path is 2n + 1. n is the bit number.



## Carry-lookahead adder

For carry-lookahead adder, all carry signals are produced after three gate delays: one gate delay is needed to produce the generate and propagate signals g0, g1, p0, and p1, and two more gate delays are needed to produce *c*1 and *c*2 concurrently. Extending the circuit to n bits, the final carry-out signal cn would also be produced after only three gate delays.




自然计算与智能电网实验室 Nature-Inspired Computation and Smart Grid Lab



# 4-bit carry-lookahead adder

With the bit number rises, the complexity of carry-lookahead adder circuit increase dramatically. The fast computing speed comes at the price of complicated wire interconnection.





#### **Numerical P system application**

Numerical P systems (NPS) is the only one model so far that have been put into real-life applications, in the autonomous mobile robot control. The right figure shows a example of NPS. We can see that the all processes are algebraic operations. The core work is still handling arithmetic operations.

	$x_{1,1}[1]$
2	$2x_{1,1}^2 \to 1 x_{1,1} + 1 x_{1,2}$
	$x_{1,2}[3], x_{2,2}[1], x_{3,2}[0]$
	$x_{1,2}^3 - x_{1,2} - 3x_{2,2} - 9 \to 1 x_{2,2} + 1 x_{3,2} + 1 x_{2,3}$
	$x_{1,3}[2], x_{2,3}[1]$
	$2x_{1,3} - 4x_{2,3} + 4 \rightarrow 2 x_{1,3} + 1 x_{2,3} + 1 x_{1,2}$
	$4 \\ x_{1,4}[2], x_{2,4}[2], x_{3,4}[2] \\ \end{pmatrix}$
	$\begin{array}{c} x_{1,4}x_{2,4}x_{3,4} \rightarrow 1 x_{1,4} + 1 x_{2,4} + 1 x_{3,4} + 1 x_{3,2} \end{array}$

#### **A NPS Controller**



#### 自然计算与智能电网实验室 Nature-Inspired Computation and Smart Grid Lab

Main $C_{i=1,\dots,11}\left[\left(input_{no}-i\right)^{2}\right]$	$\left( SelectObstacleAvoidanceCase  E_{ob}^{Ir}[0]  E_{ob}^{RS}[0] \right)$	$\int Select Wall Follow Case \qquad E_{wf}^{lr} [0]  E_{wf}^{RS} [0]$
$A_{gr1}[input_{angle}]  A_{gr2}[-1*input_{angle}]$	$\Pr_{1}, obstacle: D_{\min} + 1(E_{ob} \rightarrow)E_{ob}^{br}$	$\Pr_{l}, wall: D_{\min} + 1(E_{wf} \rightarrow) E_{wf}^{lr}$
$Com_{ob}^{left}[0] = Com_{ob}^{right}[0] = Com_{ob}^{front}[0]$	$\operatorname{Pr}_{2}, obstacle: C_{6} + 2(E_{ob}^{lr} \rightarrow)1   Com_{ob}^{front} + 1   E_{T}$	$\Pr_{2}, wall: C_{3} + 2\left(E_{wf}^{lr} \rightarrow\right) 1   Com_{wf}^{hall} + 1   E_{T}$
$Com_{wf}^{left}[0] = Com_{wf}^{right}[0] = Com_{wf}^{hall}[0]$	$\operatorname{Pr}_{3}, obstacle: C_{7} + 2\left(E_{ob}^{lr} \rightarrow\right) 1   Com_{ob}^{left} + 1   E_{T}$	$\Pr_{3}, wall: C_{i=1,4} + 2\left(E_{wf}^{lr} \rightarrow\right) 1  Com_{wf}^{loft} + 1  E_{T}$
$Com_{de}[0]  Com_{gr}[0]  Com_{no}^{rs}[0]$	$\operatorname{Pr}_{4}, obstacle: C_{8} + 2(E_{ob}^{tr} \rightarrow)1 Com_{ob}^{right} + 1 E_{T}$	$\Pr_{4}, wall: C_{i=2,5} + 2(E_{wf}^{lr} \rightarrow)1   Com_{wf}^{right} + 1   E_{T}$
$E_{T}[0] Th[1] D_{\min}[0] E_{a}[0] Output_{\min}^{dist}[0]$	$\Pr_{s}, obstacle: 2 * D_{min} * E_{ob} \rightarrow 1   E_{ob}^{RS}$	$\Pr_{5}, wall: 2 * D_{\min} * E_{wf} \to 1   E_{wf}^{RS}$
JudgeEnvironmentModel	JudgeRobotStateObstacle	JudgeRobotStateWall
$E_{de}[0]E_{no}[0]E_{ob}[0]  E_{wa}[0]  E_{c}[1]$	$Eog_{left}[0]Eog_{right}[0] O_{left}[-1] O_{right}[-1]$	$Ewg_{left}[0] Ewg_{right}[0] W_{left}[-1] W_{right}[-1]$
$\Pr_{i=1,\dots,5}, case: C_{i=1,\dots,5} + 1(E_c \rightarrow)1   E_{wa}$	$\begin{bmatrix} G^o_{left} \begin{bmatrix} -1 \end{bmatrix} & G^o_{right} \begin{bmatrix} -1 \end{bmatrix} & Eog \begin{bmatrix} -1 \end{bmatrix} & EOG_{lr} \begin{bmatrix} 0 \end{bmatrix} & EOG_{rl} \begin{bmatrix} 0 \end{bmatrix}$	$\begin{bmatrix} G_{laf}^{w} \begin{bmatrix} -1 \end{bmatrix} G_{rigw}^{w} \begin{bmatrix} -1 \end{bmatrix} Ewg \begin{bmatrix} -1 \end{bmatrix} EWG_{lr} \begin{bmatrix} 0 \end{bmatrix} EWG_{rl} \begin{bmatrix} 0 \end{bmatrix}$
$\Pr_{i=6,7,8}, case: C_{i=6,7,8} + 1(E_c \rightarrow)1   E_{ob}$	$\Pr_{1}, obstacle_{rs}: C_{6} + 2\left(E_{ob}^{RS} \rightarrow\right) 1  Com_{ob}^{front} + 1 E_{T}$	$   \operatorname{Pr}_{1}, wall_{rs} : C_{3} + 2\left(E_{wf}^{RS} \rightarrow\right)1  \operatorname{Com}_{wf}^{hall} + 1  E_{T}$
$\Pr_{i=9,10}, case: C_{i=9,10} + 2(E_c \to)1   Com_{de} + 1   E_T$	$\Pr_{2}, obtacle_{rs}: C_{7} + 4\left(E_{ob}^{RS} \rightarrow\right) 2  O_{left} + 1 O_{right} + 1 Eog$	$\left   \right  \operatorname{Pr}_{2}, wall_{rs}: C_{i=1,4} + 4\left(E_{wf}^{RS} \rightarrow\right) 2  W_{left} + 1  W_{right} + 1  Ew$
$\Pr_{11}, case: C_{11} + 1(E_c \rightarrow)1   E_{no}$	$\Pr_{3,obtacle_{rs}}: C_{8} + 4 \left( E_{ob}^{RS} \rightarrow \right) 2  O_{right} + 1 O_{left} + 1 Eog$	$\left  \left  \operatorname{Pr}_{3}, wall_{rs} : C_{i=2,5} + 4\left(E_{wf}^{RS} \rightarrow\right) 2 \left  W_{right} + 1 \right  W_{left} + 1 \right  E_{wf} \right  \right $
JudgeDistanceIfMinimal	$\Pr_{4}, obtacle_{rs}: 0 * A_{gr1} + 4(E_a \rightarrow) 2   G_{lef}^o + 2   Eog$	$   \operatorname{Pr}_{4}, wall_{rs}: 0 * A_{gr1} + 4(E_{a} \rightarrow)2   G_{laf}^{w} + 2   Ewg$
$E_{_{dist}}^{\min} \left[ input_{dist}^{\min} \right] D_{cur} \left[ input_{dist}^{cur} \right]$	$\Pr_{s}, obtacle_{rs}: 0 * A_{gr2} + 4(E_a \rightarrow)2   G_{right}^o + 2   Eog$	$   Pr_5, wall_{rs}: 0 * A_{gr2} + 4(E_a \rightarrow) 2   G_{rot}^w + 2   Ewg$
$\Pr_{1}, dist_{\min} : 0 * D_{cur} + 1(E_{dist}^{\min} \rightarrow)1   D_{\min}$	$\Pr_{6}, obtacle_{rs} : O_{left} + G^{o}_{right} (Eog \rightarrow)1   EOG_{lr}$	$\Pr_{6}, wall_{rs}: W_{left} + G^{w}_{rgbt} (Ewg \rightarrow) 1   EWG_{lr}$
$(\operatorname{Pr}_2, \operatorname{dist}_{\min} : D_{\operatorname{cur}}(E_{\operatorname{dist}}^{\min} \rightarrow)1   \operatorname{Output}_{\min}^{\operatorname{dist}})$	$\Pr_{7}, obtacle_{rs}: O_{right} + G_{_{lef}}^{o} (Eog \rightarrow)1   EOG_{rl}$	$   Pr_7, wall_{rs} : W_{right} + G_{left}^w (Ewg \rightarrow)1   EWG_{rl}$
	$\Pr_{s}, obtacle_{rs}: 0 * Th + 2(EOG_{lr} \rightarrow)1   Com_{gr} + 1   E_{T}$	$Pr_{8}, wall_{rs}: 0 * Th + 2(EWG_{lr} \rightarrow)1 Com_{gr} + 1 E_{T}$
$\left(\begin{array}{ccc} SelectGoalReachingCase & E_{no}^{sr}[0] & E_{no}^{gr}[0] \end{array}\right)$	$\Pr_{9}, obtacle_{rs}: 0 * Th + 2(EOG_{rl} \rightarrow)1   Com_{gr} + 1   E_{T}$	$   Pr_9, wall_{rs}: 0 * Th + 2(EWG_{rl} \rightarrow)1 Com_{gr} + 1 E_T$
$\Pr_{1}, not\_any: D_{\min} + 1(E_{no} \rightarrow)E_{no}^{sr}$	$\Pr_{10}, obtacle_{rs} : O_{left} + G^o_{_{left}} (Eog \rightarrow) 1   Eog_{left}$	$\Pr_{10}, wall_{rs}: W_{left} + G^{w}_{left} (Ewg \rightarrow) 1   Ewg_{left}$
$\Pr_{2}, not\_any: C_{11} + 2(E_{no}^{sr} \rightarrow)1   Com_{no}^{sr} + 1   E_{T}$	$\Pr_{11}, obtacle_{rs}: O_{right} + G_{right}^{o} (Eog \rightarrow) 1   Eog_{right}$	$\Pr_{11}, wall_{rs}: W_{right} + G^{w}_{right} \left( Ewg \rightarrow \right) 1   Ewg_{right} $
$\Pr_{3}, not\_any: 2*D_{\min}*E_{no} \rightarrow 1   E_{no}^{gr}$	$\Pr_{12}, obtacle_{rs}: 0 * Th + 2(Eog_{left} \rightarrow)1 Com_{ob}^{left} + 1 E_{T}$	$   \operatorname{Pr}_{12}, wall_{rs} : 0 * Th + 2 (Ewg_{left} \rightarrow)1   Com_{wf}^{left} + 1   E_T$
$\left(\operatorname{Pr}_{4}, not\_any: 0 * Th + 2\left(E_{no}^{gr} \rightarrow\right)1   Com_{gr} + 1   E_{T}\right)$	$\left(\operatorname{Pr}_{13}, obtacle_{rs}: 0 * Th + 2\left(\operatorname{Eog}_{right} \rightarrow\right) 1   \operatorname{Com}_{ob}^{right} + 1   E_{T}\right)$	$\int \left( \Pr_{13}, wall_{rs} : 0 * Th + 2 \left( Ewg_{right} \rightarrow \right) 1   Com_{wf}^{right} + 1   E_T \right) \right) dt$

## Problem: how to obtain the Vivado

## learning materials besides the User Guide?

Project Summary × IP Catalog ×		Summary × IP Catalog >		201				
Co	Cores   Interfaces							
¥ ♦ ¥ •				٥				
Name			∧1 AXI4 Status License	VLNV				
	- 1	Math Functions		^				
	~	Adders & Subtracters						
		Adder/Subtracter	Production Included	xilinx.com:ip:c_add				
	>	Conversions						
	> CORDIC							
	>	Dividers						
< .				>				
D	Details							
	Select an IP or Interface or Repository to see details							



Help me: how to obtain the Vivado learning materials besides the User Guide?

## Adder/Subtracter v12.0

#### Example Design

No example design is provided for this core.

Test Bench

#### LogiCORE IP Product Guide

No demonstration test bench is provided for this core.



# Thank You